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ABSTRACT 2. FLOATING GATE TRANSLINEAR CIRCUITS 
We extend a class of analog CMOS circuits that can be used to 
perform many analog computational tasks. The circuits utilize 
MOSFET's in their subthreshold region as well as capacitors and 
switches to produce the computations. We show a few basic current- 
mode building blocks that perform squaring, square root, and mul- 
tiplicatioddivision which should be sufficient to gain understand- 
ing of how to implement other power law circuits. We then com- 
bine the circuit building blocks into a more complicated circuit that 
normalizes a current by the square root of the sum of the squares 
(vector sum) of the currents. Each of these circuits have switches 
at the inputs of their floating gates which are used to dynamically 
set and restore the charges at the floating gates to proceed with the 
computation. 
1. INTRODUCTION 
A class of analog CMOS circuits has been presented which made 
use of MOS transistors operating in their subthreshold region[ 1][2]. 
These circuits use capacitively coupled inputs to the gate of the 
MOSFET in a capacitive voltage divider configuration. Since the 
gate has no DC path to ground it is floating and some means must 
be used to initially set the gate charge and, hence. voltage value. 
The gate voltage is initially set at the foundry by a process which 
puts different amounts of charge into the oxides. Thus, when one 
gets a chip back from the foundry, the gate voltages are somewhat 
random and must be equalized for proper circuit operation. One 
technique is to expose the circuit to ultraviolet light while ground- 
ing all of the pins. This has the effect of reducing the effective 
resistance of the oxide and allowing a conduction path. Although 
this technique ensures that all the gate charges are equalized, it 
does not always constrain the actual value of the gate voltage to 
a particular value. This technique works in certain cases[3], such 
as when the floating gate transistors are in a fully differential con- 
figuration, because the actual gate charge is not critical so long 
as the gate charges are equalized. If the floating gate circuits are 
operated over a sufficient length of time, stray charge may again 
begin to accumulate requiring another ultraviolet exposure. For 
the circuits presented here it is imperative that the initial voltage 
on the gate is set precisely and effectively to the circuit ground. 
Therefore, we utilize a dynamic restoration technique that makes 
it possible to operate the circuits indefinitely. 
We begin by describing the math that governs the implementation 
of these circuits. A more thorough analysis for circuit synthesis is 
given elsewhere[ 1][2]. We will present a few simple circuit build- 
ing blocks that should give the main idea of how to implement 
other designs. 
Figure 1 : Capacitive voltage divider 
For the capacitive voltage divider shown in figure 1, if all of 
the voltages are initially set to zero volts and then I i and I; are 
applied, the voltage at the node VT becomes: 
The current-voltage relation for a MOSFET transistor operat- 
ing in subthreshold and in saturation ( I  2, > 4Ut,  where Ut = 
k T / q )  is given by[4]: 
Ids = Ioexp(Kl&/Ut)  
Using the above equation for a transistor operating in sub- 
threshold, as well as a capacitive voltage divider, we produce the 
necessary equations of the computations desired. 
In the following formulations. all of the transistors are as- 
sumed to be identical. Also, all of the capacitors are of the same 
size. 
2.1. Squaring Circuit 
The formulation for the squaring circuit is given by the following. 
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Figure 2: Squaring circuit 
2.2. Square Root Circuit 
Figure 3: Square root circuit 
The formulations for the square root circuit are done similarly 
and give: 
Iout  = &E 
2.3. Multiplier/Divider Circuit 
Figure 4: Multiplierldivider circuit 
Note that the divider circuit output is only valid when I,.,f is 
larger than ILn2.  This is because the gate of the transistor with 
current I,,f is limited to the voltage VfsTer at the gate by the 
current source driving I y e f .  Since this gate is part of a capacitive 
voltage divider between V;.ef and \Cnz, when Vzn2 > VfsYer, the 
voltage at the node Gef is zero and cannot go lower. Thus, no 
extra charge is coupled onto the output transistors. Thus, when 
Izn? > I v e f ,  Iout  Izn1. 
3. DYNAMIC GATE CHARGE RESTORATION 
All of the above circuits assume that some means is ;ivailable to 
initially set the gate charge level so that when all currents are set 
to zero, the gate voltages are also zero. One method of doing so 
which lends itself well to actual circuit implementation is that of 
using switches to dynamically set the charge during one phase of 
operation, and then to allow the circuit to perform computations 
during a second phase of operation. 
- - 
Figure 5: Dynamically restored squaring circuit 
The squaring circuit in figure 5 is shown with switches now 
added to dynamically equalize the charge. A non-overlapping clock 
generator generates the two clock signals. During the first phase 
of operation, QI is high and 1$2 is low. Thus, the input currents 
do not affect the circuit and all sides of the capacitors are dis- 
charged and the floating gates of the transistors are also grounded 
and discharged. This establishes an initial condition with no cur- 
rent through the transistors corresponding to zero gate voltage. 
Then, during the second phase of operation, 41 goes low and 4 2  
goes high. This is the compute phase of operation. The tran- 
sistor gates are allowed to float, and the input currenis are reap- 
plied. The circuit now exactly resembles the aforementioned float- 
ing gate squaring circuit. Thus, it is able to perform the necessary 
computation. 
The square root and multiplier/divider circuit are also con- 
structed in the same manner by adding switches connected to 02 
at the drains of each of the transistors and switches connected to 
01 at each of the floating gate and capacitor terminals. 
4. ROOT MEAN SQUARE (VECTOR SUM) 
NORMALIZATION CIRCUIT. 
The above circuits can be used as building blocks ancl combined 
with current mirrors to perform a number of useful computations. 
For example, a normalization stage can be made which normalizes 
a current by the square root of the sum of the squares of other cur- 
rents. Such a stage is useful in many signal processing tasks. This 
normalization stage is seen in figure 6. The reference ciment, I,.,f 
is mirrored to all of the reference inputs of the individual stages. 
The reference current is doubled with the 1 2  current mirror into 
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Figure 6: Root mean square (vector sum) normalization circuit 
the divider stage. This is necessary because we need the refer- 
ence current to be larger than the largest current we will divide 
by. Since the current we are dividing will be the square root of a 
sum of squares of two currents, when Iznl = IonZ = I,,,, we 
need to make sure that the reference current for the divider section 
is greater than fiI,,,. Using the 1 2  current mirror and setting 
I,,f = I,,, , the reference current in the divider section will be 
21,,,, which is sufficient to enforce the condition. 
The first two stages that read the input currents are the squar- 
ing circuit stages. The outputs of these stages are summed and then 
fed back into the square root stage with a current mirror. The out- 
put of the square root stage is then fed into the multiplier/divider 
stage as the divisor current. The reference current for the divider 
stage is twice the reference current for the other stages as discussed 
before. The other input to the divider stage will be a mirrored copy 
of one of the input currents. We can then feed the output back 
through another 2: 1 current mirror (not shown) to remove the fac- 
tor of 2. Thus, the overall transfer function computed would be: 
The addition of other divider stages can be used to normalize 
other input currents. 
This circuit easily extends to more variables by adding more 
input squaring stages and connecting them all to the input of the 
current mirror that outputs to the square root stage. 
achieved by increasing the W/L of the transistors so that they re- 
main subthreshold at higher current levels. The current W/L is 
1 ,  increasing W/L to 10 would change the subthreshold current 
range of these circuits to be below approximately l p A  and hence 
increase the high end of the dynamic range appropriately. Leakage 
currents limit the low end of the dynamic range. 
The divider circuit, as previously discussed, does not perform 
the division after Ilnz > I T c f ,  and instead outputs I z n l  as is seen 
in the figure. 
The normalization circuit shows very good performance. This 
is because the reference current and the maximum input currents 
were chosen to keep the divider and all circuits within the proper 
subthreshold operating regions of the building block circuits 
The reference current for the normalization circuit, I V E f ,  at 
the input of the reference current mirror array was set to IOnA. 
However, the ideal fit required a value of 14nA to be used. This 
was not seen in the other circuits, thus it is assumed that this is 
due to the Early effect of the current mirrors. In fact, the SPICE 
simulations of the circuit also predict the value of 14nA. Therefore, 
it is possible to use the SPICE simulations to change the mirror 
transistor ratios to obtain the desired output. Since this is merely a 
multiplicative effect, it is possible to simply scale the W/L of the 
final output mirror stage to correct it. Alternatively, it is possible to 
increase the length of the mirror transistors to reduce Early effect 
or to use a more complicated mirror structure such as a cascoded 
mirror. 
6. DISCUSSION 
5. EXPERIMENTAL RESULTS 
The above circuits were fabricated in a 1.2pm double poly CMOS 
process. All of the pfet transistors used for the mirrors were W=16.8pC(, 
L=6p. The nfet switches were all W=3.6p, k 3 . 6 ~ .  The floating 
gate nfets were all W=30p. L=3Op. The capacitors were all 2.475 
The data gathered from the current squaring circuit, square 
root circuit and multiplieddivider circuit is shown in figures 7, 8, 
and 9. respectively. Figure 10 shows the data from the vector sum 
normalization circuit. 
The solid line in the figures represents the ideal fit. The circle 
markers represent the actual data points. 
The circuits show good performance over several orders of 
magnitude in current range. At the high end the circuit deviates 
from the ideal when one or more transistors leaves the subthresh- 
old region. The subthreshold region for these transistors is below 
approximately 1OOnA. Extra current range at the high end can be 
PE 
Unlike switched capacitor circuits that require a very high clock 
rate compared to the input frequencies, the clock rate for these 
circuits is determined solely by the leakage rate of the switch tran- 
sistors. Thus, it is possible to make the clock as slow as 1 Hz or 
slower. The input can change faster than the clock rate and the 
output will be valid during most of the computation phase. The 
output does require a short settling period due to the presence of 
glitches in the output current from charge injection by the switches 
It may be possible to use a current mode filter or use two tran- 
sistors in complementary phase at the output to compensate for the 
glitches [ 5 ] .  
One problem with these circuits is the presence of a large Early 
effect due to the overlap capacitance of the gate to the draidsource 
region of the transistor[ I]. The method we chose to overcome this 
is to make the transistors long. This also required us to increase the 
width to keep the same subthreshold current levels. It may be pos- 
sible to use some of the switches as cascode transistors to reduce 
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Figure 7: Squaring circuit results 
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Figure 8: Square root circuit results 
the Early effect in the output transistors of the various stages. This 
would involve not setting 42 all the way to during the compu- 
tation and instead setting it to some lower cascode voltage. This 
may allow a reduction in the size of the transistors. Furthermore, 
it is important to make the input capacitors large enough that any 
parasitic capacitances are very small compared to them. 
Other techniques are also available which can improve match- 
ing characteristics and to reduce the size of the circuits. One such 
technique would involve using a single transistor with a multiphase 
clock that can be used as a replacement for all the input and output 
transistors in the building blocks[5]. 
7. CONCLUSION 
We have presented a set of circuits for analog circuit design that 
may be useful for analog computation circuits and neural network 
circuits. We hope that it is clear from the derivations how to obtain 
other power law circuits that may be necessary and how to com- 
bine them to perform useful complex calculations. The dynamic 
charge restoration technique is shown to be a useful implemen- 
tation of this class of analog circuits. Furthermore, the dynamic 
charge restoration technique may be applied to other floating gate 
computational circuits that may otherwise require initial ultraviolet 
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Figure 9: Multiplier/divider circuit results 
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Figure 10: RMS normalization circuit results 
illumination or other methods to set the initial conditions. 
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